

**LISTING OF CLAIMS**

1. (Currently Amended) An integrated circuit, comprising:

one or more memory cells, each memory cell comprising first and second p-channel transistor and first and second n-channel transistors configured as cross-coupled logic inverters between first and second reference voltage levels during a normal mode of operation; and

power control circuitry coupled to a source terminal of the first p-channel transistor and second p-channel transistor of each memory cell, for providing to the first and second p-channel transistors the first reference voltage level during the normal mode of operation, and causing a first voltage less than the first reference voltage level to appear at the source terminal of the first and second p-channel transistors during a data corruption mode of operation wherein data stored in the one or more memory cells is corrupted.

2. (Canceled).

3. (Currently Amended) An integrated circuit, comprising:  
one or more memory cells, each memory cell comprising first and second p-channel  
transistor and first and second n-channel transistors configured as cross-coupled logic inverters  
between first and second reference voltage levels during a normal mode of operation; and  
power control circuitry coupled to a source terminal of the first p-channel and a source  
terminal of the first n-channel transistor of each memory cell, for providing to the first p-channel  
transistors the first reference voltage level and to the first n-channel transistors the second  
reference voltage during the normal mode of operation, and causing a first voltage less than the  
first reference voltage level to appear at the source terminal of the first p-channel transistors and  
a second voltage greater than the second reference voltage to appear at the source terminal of the  
first n-channel transistors during a data corruption mode of operation wherein data stored in the  
one or more memory cells is corrupted ~~The integrated circuit of claim 1, wherein the power~~  
~~control circuitry is coupled to a source terminal of at least one of the first and second n-channel~~  
~~transistor, for providing to the at least one of the first and second n-channel transistors the second~~  
~~reference voltage level during the normal mode of operation, and for causing a second voltage~~  
~~greater than the second reference voltage level to appear on the source terminal of at least one of~~  
~~the first and second n-channel transistors during the data corruption mode of operation.~~

4. (Original) The integrated circuit of claim 3, wherein the at least one of the first and second n-channel transistor has a drain terminal coupled to a drain terminal of the second p-channel transistor.

5. (Currently Amended) The integrated circuit of claim 3, wherein, during the data corruption mode of operation, the power control circuitry pulses the source terminal of the first p-channel transistor of each memory cell to the first voltage, and pulses the source terminal of the ~~at least one of the first and second n-channel transistors~~ transistor to the second voltage, the pulses partially overlapping.

6. (Previously Presented) The integrated circuit of claim 5, wherein, during the data corruption mode of operation, a leading edge of the pulse corresponding to the first p-channel transistor occurs prior to a leading edge of the pulse corresponding to the at least one of the first and second n-channel transistors.

7. (Currently Amended) The integrated circuit of claim 6, wherein, during the data corruption mode of operation, a trailing edge of the corresponding to the first p-channel transistor occurs prior to a trailing edge of the pulse corresponding to the ~~at least one of the first and second n-channel transistors~~ transistor.

8. (Currently Amended) The integrated circuit of claim 5, wherein the power control circuitry temporarily shorts the source terminal of the first p-channel transistor in each memory cell to the source terminal of the ~~at least one of the first and second n-channel transistors~~ transistor in each memory cell.

9. (Currently Amended) The integrated circuit of claim 8, wherein the power control circuitry comprises at least one first control transistor coupled between the source terminal of the first p-channel transistor of each memory cell to the source terminal of the ~~at least one of the first and second~~ n-channel ~~transistors~~ transistor of each memory cell.

10. (Currently Amended) The integrated circuit of claim 8, wherein the power control circuitry further comprises at least one second control transistor coupled between the first reference voltage level and the source terminal of the first transistor of each memory cell, and at least one third control transistor coupled between the second reference voltage level and the source terminal of the ~~at least one of the first and second~~ n-channel ~~transistors~~ transistor of each memory cell.

11. (Original) The integrated circuit of claim 1, wherein the first voltage is the second reference voltage level.

12. (Currently Amended) The integrated circuit of claim 1, wherein the first voltage is a voltage resulting from the source terminal of the first and second p-channel transistor of each memory cell being in an undriven state during the data corruption mode of operation.

13. (Currently Amended) The integrated circuit of claim 1, wherein each memory cell further comprises at least one pass gate transistor having a conduction terminal coupled to at least one bit line and a control terminal coupled to a word line, and the power control circuitry drives the bit lines to a voltage corresponding to a predetermined logic value and drives each word line to a voltage to activate each pass gate transistor during the data corruption mode of operation when the source terminal of the first and second p-channel transistor of each memory cell is at the first voltage.

14. (Currently Amended) A method of corrupting data values stored in a plurality of memory cells coupled between at least one first power supply node and at least one second power supply node, the method comprising:

decoupling the at least one first power supply node from a first reference voltage level and causing a first voltage less than the first reference voltage level to appear on the at least one first power supply node;

decoupling, during at least a portion of the time the at least one first power supply node is decoupled from the first reference voltage level, the at least one second power supply node from the second reference voltage level and causing a second voltage greater than the second reference voltage level to appear on the at least one second power supply node; and

following the ~~step~~ steps of decoupling, driving the at least one first power supply node towards the first reference voltage level.

15. (Currently Amended) The method of claim 14, further comprising driving the at least one second power supply node to a second reference voltage level during the step of driving the at least one first power supply node.

16. (Canceled).

17. (Currently Amended) The method of claim 15 ~~16~~, wherein the step of causing a second voltage comprises driving the at least one second power supply node to the second voltage.

18. (Currently Amended) The method of claim 15 ~~16~~, wherein the second voltage is the first reference voltage level.

19. (Currently Amended) The method of claim 15 ~~16~~, wherein the step of decoupling the at least one second power supply node occurs after the step of decoupling the at least one first power supply node.

20. (Currently Amended) The method of claim 15 ~~16~~, further comprising shorting the at least one first power supply node to the at least one second power supply node following the steps of decoupling the at least one first power supply node and the at least one second power supply node.

21. (Original) The method of claim 15, wherein the first voltage is the second reference voltage level.

22. (Original) The method of claim 14, wherein the step of causing a first voltage comprises driving the at least one first power supply node to the first voltage.

23. (Currently Amended) A system, comprising:

a processing unit; ~~and~~

one or more memory cells coupled to the processing unit, each memory cell capable of storing one or more data values therein and being coupled to first and second power supply nodes; and

power control circuitry, coupled to the one or more memory cells, for placing a first reference voltage on the first power supply node and a second reference voltage on the second power supply node during a normal mode of operation, and causing a first voltage less than the first reference voltage to appear on the first power supply node and a second voltage greater than the second reference voltage to appear on the second power supply node during a data corruption mode of operation wherein the one or more data values stored in each of the one or more memory cells are corrupted.

24. (Original) The system of claim 23, wherein the first voltage is the second reference voltage.



25. (Currently Amended) A system, comprising:

a processing unit;

one or more memory cells coupled to the processing unit, ~~The system of claim 23,~~  
wherein each memory cell comprises first and second p-channel transistors and first and second  
n-channel transistors configured as a logic inverter during the normal mode of operation, the first  
and second p-channel transistor transistors each having a source terminal coupled to ~~the~~ a first  
power supply node; and

power control circuitry, coupled to the one or more memory cells, for placing a first  
reference voltage on the first power supply node and a second reference voltage on the second  
power supply node during a normal mode of operation, and causing a first voltage less than the  
first reference voltage to appear on the first power supply node during a data corruption mode of  
operation wherein the one or more data values stored in each of the one or more memory cells  
are corrupted.

26. (Canceled).

27. (Currently Amended) The system of claim 25 ~~26~~, wherein the power control  
circuitry comprises a logic inverter having an output coupled to the first power supply node.

28. (Currently Amended) The system of claim 25 26, wherein the power control circuitry comprises a transistor coupled between a system power line and the first power supply node.

29. (Canceled).

30. (Currently Amended) A system, comprising:  
a processing unit; and  
one or more memory cells coupled to the processing unit, wherein each memory cell  
comprises first and second p-channel transistors and first and second n-channel transistors  
configured as a logic inverter during the normal mode of operation, at least the first p-channel  
transistor having a source terminal coupled to a first power supply node, and ~~The system of~~  
~~claim 25;~~ wherein a source terminal of the second n-channel transistor of each memory cell is  
coupled to ~~the~~ a second power supply node, and a source terminal of the first n-channel transistor  
of each memory cell is coupled to a ~~fourth~~ third power supply node; and  
power control circuitry, coupled to the one or more memory cells, for placing a first  
reference voltage on the first power supply node and a second reference voltage on the second  
power supply node during a normal mode of operation, and causing a first voltage less than the  
first reference voltage to appear on the first power supply node and a second voltage greater than  
the second reference voltage to appear on the second power supply node during a data corruption  
mode of operation wherein the one or more data values stored in each of the one or more  
memory cells are corrupted, the ~~fourth~~ third power supply node having the second reference  
voltage during the normal and data corruption modes of operation.

31. (Currently Amended) The system of claim ~~25~~ 23, wherein the power control circuitry places the second reference voltage on ~~the~~ a second power supply node coupled to a source terminal of at least one of the n-channel transistors during the normal mode of operation and causes a second voltage greater than the second reference voltage to appear on the second power supply node during the data corruption mode of operation.

32. (Original) The system of claim 31, wherein the second voltage is the first reference voltage.

33. (Original) The system of claim 31, wherein the power control circuitry comprises a first transistor coupled between the first power supply node and the second power supply node, the transistor being activated during a portion of the data corruption mode of operation and deactivated during the normal mode of operation.

34. (Original) The system of claim 33, wherein the power control circuitry comprises a second transistor coupled between the first power supply node and the second reference voltage, and a third transistor coupled between the second power supply node and the first reference voltage, the second and third transistors being activated during the data corruption mode of operation and deactivated during the normal mode of operation.

35. (Original) The system of claim 34, wherein during the data corruption mode of operation, the first transistor is activated prior to the second and third transistors being activated.

36. (Original) The system of claim 31, wherein the power control circuitry comprises a first transistor coupled between a first external voltage supply line and the first power supply node, and a second transistor coupled between a second external voltage supply line and the second power supply node, the first and second transistors being activated during the normal mode of operation and deactivated during at least a portion of the data corruption mode of operation.